Logo
Get direct access via EPNdirect to Europe’s most comprehensive database of electronic products & suppliers
Search    Advanced Search Criteria

TOP PRODUCTS

Print | PDF | Digg This | Slashdot It! | Add to Del.icio.us |
SOI Technical paper on porting semiconductor
13/12/2011
Report dead link
Reference: 46691

A group of semiconductor companies have developed a roadmap for leveraging CMOS designs intended for manufacturing on bulk silicon to fabricate ICs on fully depleted silicon-on-insulator (FD-SOI) substrates with ultra-thin buried oxide layers. The white paper is entitled Considerations for Bulk CMOS to FD-SOI Design Porting. The result, according to the SOI Industry Consortium is chips with improved performance and lower operating power. The companies involved in this collaborative research effort include ARM, Leti, Université Catholique de Louvain (UCL), IBM, GlobalFoundries and Soitec.


Soitec Head Office

Parc Technologiques des
Fontaines
38190 Bernin - France -
tel: +33-(04)76927500
fax: +33-(04)76927501

Search in the archives
Advanced Search Criteria
Magazine_mai_2012_small
Loupe
issue
May 2012